

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/787,290	06/28/2001	Jonathan Westphal	52254-016	6488
27975	7590 08/10/2005		EXAM	INER
	ER, DOPPELT, MILE CENTER 255 SOUTH	BRATH & GILCHRIST P.A. ORANGE AVENUE		
P.O. BOX 379		·	ART UNIT	PAPER NUMBER

DATE MAILED: 08/10/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Apı	plication No.	Applicant(s)
			/787,290	WESTPHAL, JONATHAN
	Office Action Summar	y Exa	aminer	Art Unit
	·	· Will	liam D. Thomson	2123
eriod fo	The MAILING DATE of this con r Reply	nmunication appears	on the cover sheet wi	th the correspondence address
THE N - Exter after: - If the - If NO - Failur Any r	DRTENED STATUTORY PERIOD MAILING DATE OF THIS COMING IS SOLVED THIS COMING IS SOLVED THE MONTHS FROM the mailing date of this period for reply specified above is less than the period for reply is specified above, the maximum et or reply within the set or extended period for eply received by the Office later than three must patent term adjustment. See 37 CFR 1.70	MUNICATION. visions of 37 CFR 1.136(a). s communication. hirty (30) days, a reply within num statutory period will app or reply will, by statute, cause onths after the mailing date of	In no event, however, may a real the statutory minimum of thirty and will expire SIX (6) MON the application to become AB.	pply be timely filed  (30) days will be considered timely.  THS from the mailing date of this communication.  ANDONED (35 U.S.C. § 133).
tatus				
1)[X]	Responsive to communication(	s) filed on 29 June 2	2005 and 08 Novembe	or 2004
	This action is <b>FINAL</b> .	s <i>)</i> filed off <u>29 <i>5une</i> 2</u> 2b)⊠ This actio		<u>2007</u> .
'=		<i>'</i> —		ers, prosecution as to the merits is
	closed in accordance with the p		•	• •
ispositi	on of Claims			
·	Claim(s) 1-12 is/are pending in	the application.		
· ·	4a) Of the above claim(s)	•	om consideration.	
	Claim(s) is/are allowed.			
·	Claim(s) 1-12 is/are rejected.			
	Claim(s) is/are objected	to.	·	
	Claim(s) are subject to r		ction requirement.	
\pplicati	on Papers			
	The specification is objected to	hy the Evaminer		
	The drawing(s) filed on is		t or b) objected to t	ov the Examiner
	Applicant may not request that any			
		•	• • •	s) is objected to. See 37 CFR 1.121(d).
				Office Action or form PTO-152.
riority u	nder 35 U.S.C. § 119			·
_	Acknowledgment is made of a c ☐ All b) ☐ Some * c) ☐ None		rity under 35 U.S.C. §	119(a)-(d) or (f).
,-	1. Certified copies of the pri		ve been received.	
	2. Certified copies of the pri			oplication No.
	3.☐ Copies of the certified co	•	•	·
	application from the Inter			
* S	ee the attached detailed Office	•	` ''	received.
<b>.</b>				
ttachment			· ,	· (DTO 446)
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Rev	iew (PTO-948)		ummary (PTO-413) )/Mail Date
) 🔲 Inform	nation Disclosure Statement(s) (PTO-14		5) D Notice of In	formal Patent Application (PTO-152)
	No(s)/Mail Date		6) 🔲 Other:	

He

Application/Control Number: 09/787,290 Page 2

Art Unit: 2123

## **DETAILED ACTION**

1. Claims 1-12 remain in the case.

- 2. Claims 1-12 have been once rejected in the Office Action dated June 04, 2004.
- 3. Applicant's filing of a Notice of Appeal, dated June 29, 2005, is now moot based upon the following:
  - a. Withdrawal of the finality of the last rejection
  - b. The office action dated February 25, 2005 is herby vacated.
- 4. Examiner has interpreted Applicant's after final amendment with remarks as a request for reconsideration of the finality of the rejection of the last Office action is persuasive and, therefore, the finality of that action is withdrawn. Moreover, the February 25, 2005, Office Action is vacated.

The following is a complete explanation of the Examiner's reasoning as to why the finality has been removed, the last office action vacated, and that the Applicant's responses have been held either non-responsive or premature in their nature.

The reply filed on November 8<sup>th</sup>, 2004 was not fully responsive to the prior Office Action of June 2004, because of the following omission(s) or matter(s):

A review of the record shows only one set of claims that where originally filed in the 371 case. A copy of these claims have been attached to this action as Exhibit A.

A further review of the record shows a separate set of claims, Exhibit B, different from those in the pending case, Exhibit A claims, were filed with the November 8, 2004 response. These are not identical to the claims pending in the instant case. A copy of these new claims have been attached to this action as Exhibit B.

Application/Control Number: 09/787,290

Art Unit: 2123

Per Applicant's arguments regarding the rejections and objections to the claims, the set presented in the November 8<sup>th</sup>, 2004 do not have a number of the issues raised in the first office action. For example, looking at the operation in step g1 which includes "as in figure 14" and "for I-point then 6", the pending claims include this language, whereas the claims presented with the November 8<sup>th</sup>, 2004 response do not have this language. The problem is that the Examiner now has two differing sets of claims before him without an amendment aligning the two.

A review of the record does not show a preliminary amendment after the filing of the 371 case as a U.S. filing. Therefore the claims presented on November 8<sup>th</sup>, 2004 are not presently in front of the Office.

Another problem is that in the November 8<sup>th</sup>, 2004 response, the Applicant characterized these issues as "certain informalities", whereas these are issues raised under a 35 U.S.C. 112 2<sup>nd</sup> paragraph rejection since the claims were, as presented, omnibus, did not provide antecedence and indefinite language including "i.e" and "such as".

The Examiner was anticipating a response with amendments correcting and cleaning up the claim language, since they were "narrative in form and replete with indefinite and functional or operational language. The structure which goes to make up the device must be clearly and positively specified. The structure must be organized and correlated in such a manner as to present a complete operative device. The claim must be in one sentence form only. Note the format of the claims in the patent cited."

Art Unit: 2123

The Examiner that prosecuted the Final Office action, not the undersigned, did not notice that the claims were in fact different and the amendments did not completely resolve the issues under 35 U.S.C. 112 2<sup>nd</sup> paragraph.

Because of these issues the Primary Examiner has reopened the prosecution, removed the finality of the last rejection, vacated the last rejection and is providing the Applicant with the opportunity to provide a complete response that will clarify the record.

A complete response should include:

- 1- an amendment to the claims, see Exhibit A, that brings them into alignment with claims in Exhibit B, with amendments clean up any informalities.
- 2- amendments that resolve the use of indefinite language of "such as" and the use of "i.e."
- 3- include the amendments to the Abstract and specification as provided in the after final amendments dated June 29, 2005.
- 4- providing a copy of the references cited in the Applicant's specification so that the examiner may determine if they are essential or material to the case. This is not a formal requirement under 37 C.F.R. 1.105, however, not providing these materials may precipitate one.
- 5. <u>See</u> 37 CFR 1.111. Since the above-mentioned reply appears to be *bona fide*, applicant is given **ONE** (1) **MONTH or THIRTY** (30) **DAYS** from the mailing date of this

Application/Control Number: 09/787,290 Page 5

Art Unit: 2123

notice, whichever is longer, within which to supply the omission or correction in order to avoid abandonment. EXTENSIONS OF THIS TIME PERIOD MAY BE GRANTED UNDER 37 CFR 1.136(a).

# CONTACT INFORMATION

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to William D. Thomson whose telephone number is 571-272-3718. The examiner can normally be reached on 8:30-3:30 Tuesday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Leo Picard can be reached on 571-272-3749. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

William Thomson Primary Examiner Technology Center 2100

Art Unit 2123

WO 00/17788 ; PCT/US99/21955

#### Claims:

- 1. A method of designing logical circuits, comprising the steps of:
  - a. representing the logic of a logical circuit to be designed as points and vectors in a vector space; and
  - b. using the points and vectors in a vector space to simplify the logic of the logical circuit to a simpler form; and
  - c. designing the logical circuit using the simpler form.
- 2. A method of manufacturing logical circuits, comprising the steps of:
  - a. representing the logic of a logical circuit to be manufactured as points and vectors in a vector space; and
  - b. using the points and vectors in a vector space to simplify the logic of the logical circuit to a simpler form; and
  - c. using the simpler form to implement the logical circuit in hardware.
- 3. A method of simplifying logical circuits, comprising the steps of:
  - a. representing the logic of a logical circuit as points and vectors in a vector space;
  - b. modifying the representation in vector space using at least one process rule of a set of process rules to simplify the logic.
- 4. The method of claim 3 in which at least one process rule of a set of process rules consisting of the following process rules:
  - a. Process Rule 1-
- al. Represent the alternational normal schema, the target schema t, as a set of vectors in the ANS-space,
- a2. Each clause or disjunct of t is a position vector (i.e. one pointing to O) with O at one corner of a set of parallelograms made of propositional addresses to the i-point at the other.
- a3. Any two other outside vertices of such a parallelogram are implicants which are among the original clauses of t;
  - b. Process Rule 2
    - bl. Pick any two clauses,
    - b2. If there is a propositional address  $\sigma$  at the midpoint between the component clauses, the vector from i to  $\sigma$ , i.e.  $\sigma$ , is the simplification of and can replace the relevant clauses of t, as in the case where t is  $\mathbf{pq} \mathbf{v} \mathbf{pq}$ , i is  $\mathbf{pp}$  and  $\sigma$  is  $\mathbf{p}$ ;
  - c. Process Rule 3
    - c1. Generate i-implicants until each clause or vector has been used at least once,



- c2. If a disjunct d of t cannot be used because it forms no propositional address with any other disjunct, then d must appear unmodified in the final schema which is the simplification of t;
- d. Process Rule 4-
  - d1. If an i-point exists in t, delete the vectors which produce it in favor of the vector from i to O;
- e. Process Rule 5-
  - e1. For a clause in a schema which subsumes another clause eliminate the subsuming clause;
- f. Process Rule 6-
- f1. Couples such as pq v pq or pqs v pqs cannot be summed to zero; the origin.
- g. Process Rule 7--
- g1. Translate vectors as in Figure 14 if a corresponding  $\sigma$ -point exist for a i-point then 6 is the simplification of i.
- g2. Any superpositions of parallel arrows in opposite directions represent equivalences,
- g3. For equivalences, (a) Drop the longer clause at either end of any double-headed arrow, (b) Drop pairs, triples etc. of double-headed arrows which meet at a point in favor of the vector from that point to O and (c) Drop a vector or clause in the target schema which is itself the resultant of any other two vectors:
- h. Process rule 8-
  - h1. A simplification is complete if in the system which replaces the target schema no vectors or clauses are subsumed by others and no double-headed vectors remain (i.e. if all equivalences in the system have been exploited).
- 5. Apparatus for simplifying logical circuits, comprising:
  - a. a processing element configured to represent the logic of a logical circuit to be simplified as points and vectors in a vector space and to use the points and vectors to simplify the logic of the logical circuit to a simpler form.
- 6. The apparatus of claim 5 in which the processing element is an optical computer.
- 7. The apparatus of claim 5 in which the processing element is a digital computer.

WO 00/17788 PCT/US99/21955

8. The apparatus of claim 1 in which the processing element is an colorimetric computer.

- 9. The apparatus of claim 1 in which the processing element is an analog computer.
- 10. A computer program product, comprising:
  - a. a memory element; and
  - b. a computer program stored on said memory medium, said computer program comprising instructions for representing the logic of a logical circuit to be designed as points and vectors in a vector space and for using the points and vectors in a vector space to simplify the logic of the logical circuit to a simpler\_form and for designing the logical circuit using the simpler form.

# 11. A computer program product, comprising:

- a. a memory element; and
- b. a computer program stored on said memory medium, said computer program comprising instructions for representing the logic of a logical circuit to be manufactured as points and vectors in a vector space, and for using the points and vectors in a vector space to simplify the logic of the logical circuit to a simpler form, and for using the simpler form to implement the logical circuit in hardware.

# 12. A computer program product, comprising:

- a. a memory element; and
- b. a computer program stored on said memory medium, said computer program comprising instructions for representing the logic of a logical circuit as points and vectors in a vector space, and for modifying the representation in a vector space using at least one process rule of a set of process rules to simplify the logic.

Serial No. 09/787,290 Filed: JUNE 28, 2001

## In the Claims:

Please amend the above-identified application as follows:

Claim 1 (original) A method of designing logical circuits, comprising the steps of:

- a. representing the logic of a logical circuit to be designed as points and vectors in a vector space; and b. using the points and vectors in a vector space to simplify the logic of the logical circuit to a simpler form; and
- c. designing the logical circuit using the simpler form.

Claim 2 (original) A method of manufacturing logical circuits, comprising the steps of:

- a. representing the logic of a logical circuit to be manufactured as points and vectors in a vector space; and b. using the points and vectors in a vector space to simplify the logic of the logical circuit to a simpler form; and
- c. using the simpler form to implement the logical circuit in hardware.

Claim 3 (original) A method of simplifying logical circuits, comprising the steps of:

a. representing the logic of a logical circuit as points and vectors in a vector space; and

Serial No. 09/787,290 Filed: JUNE 28, 2001

> b. modifying the representation in vector space using at least one process rule of a set of process rules to simplify the logic.

Claim 4 (currently amended) The method of claim 3 in which at least one process rule of a set of process rules consists of one of the following process rules:

#### a. Process Rule 1--

- al. Represent the alternational normal schema, the target schema t, as a set of vectors in the ANS-space,
- a2. Each clause or disjunct of **t** is a position vector (i.e. one pointing to **O**) with **O** at one corner of a set of parallelograms made of propositional addresses to the *i*-point at the other,
- a3. Any two other outside vertices of such a parallelogram are implicants which are among the original clauses of t;

## b. Process Rule 2-

- bl. Pick any two clauses,
- b2. If there is a propositional address  $\sigma$  at the midpoint between the component clauses, the vector from  $\iota$  to  $\sigma$ , is the simplification of and can replace the relevant clauses of t;

Serial No. 09/787,290 Filed: JUNE 28, 2001

### c. Process Rule 3-

- cl. Generate *i* implicants until each clause or vector has been used at least once,
- c2. If a disjunct **d** of **t** cannot be used because it forms no propositional address with any other disjunct, then **d** must appear unmodified in the final schema which is the simplification of **t**;

### d. Process Rule 4-

dl. If an *i* point exists in **t**, delete the vectors which produce it in favor of the vector from *i* to **O**;

### e. Process Rule 5-

el. For a clause in a schema which subsumes another clause eliminate the subsuming clause;

## f. Process Rule 6-

fl. Couples such as pq v pq or pq s v pq s cannot be summed to zero at the origin;

### g. Process Rule 7-

- gl. Translate vectors if a corresponding  $\sigma$ -point exist for a  $\iota$ -point then  $\sigma$  is the simplification of  $\iota$ ;
- g2. Any superpositions of parallel arrows in opposite directions represent equivalences,

Serial No. 09/787,290 Filed: JUNE 28, 2001

g3. For equivalences, (a) drop the longer clause at either end of any doubleheaded arrow, (b) drop pairs, triples etc. of double-headed arrows which meet at a point in favor of the vector from that point to **O** and (c) drop a vector or clause in the target schema which is itself the resultant of any other two vectors;

### h. Process rule 8-

hl. A simplification is complete if in the system which replaces the target schema no vectors or clauses are subsumed by others and no double-headed vectors remain.

Claim 5 (original) Apparatus for simplifying logical circuits, comprising:

a. a processing element configured to represent the logic of a logical circuit to be simplified as points and vectors in a vector space and to use the points and vectors to simplify the logic of the logical circuit to a simpler form.

Claim 6 (original) The apparatus of claim 5 in which the processing element is an optical computer.

Claim 7 (original) The apparatus of claim 5 in which the processing element is a digital computer.

Claim 8 (original) The apparatus of claim 1 in which the processing element is an colorimetric computer.

Serial No. 09/787,290 Filed: JUNE 28, 2001

Claim 9 (original) The apparatus of claim 1 in which the processing element is an analog computer.

Claim 10 (original) A computer program product, comprising:

- a. a memory element; and
- b. a computer program stored on said memory medium, said computer program comprising instructions for representing the logic of a logical circuit to be designed as points and vectors in a vector space and for using the points and vectors in a vector space to simplify the logic of the logical circuit to a simpler\_ form and for designing the logical circuit using the simpler form.

Claim 11 (original) A computer program product, comprising:

- a. a memory element; and
- b. a computer program stored on said memory medium, said computer program comprising instructions for representing the logic of a logical circuit to be manufactured as points and vectors in a vector space, and for using the points and vectors in a vector space to simplify the logic of the logical circuit to a simpler form, and for using the simpler form to implement the logical circuit in hardware.

Claim 12 (original) A computer program product, comprising:

Serial No. 09/787,290 Filed: JUNE 28, 2001

a. a memory element; and

b. a computer program stored on said memory medium, said computer program comprising instructions for representing the logic of a logical circuit as points and vectors in a vector space, and for modifying the representation in a vector space using at least one process rule of a set of process rules to simplify the logic.